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Temperature Dependence of Submicrometer
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Abstract—The dynamic threshold (DT) behavior of strained-Si
(s-Si) n-type surface channel MOSFETs has been investigated for
operating temperatures ranging from 10 to 300 K. The temper-
ature dependence of the coefficients governing the body effect is
presented, and their influence on the performance enhancement
due to DT-mode operation is analyzed. The maximum transcon-
ductance is higher for the s-Si MOSFET in both operating modes
over the whole temperature range. The relative improvement of the
maximum transconductance between normal and DT-mode oper-
ation is found to be lower for the s-Si MOSFET (30%) compared to
the Si control MOSFET (55%) over the whole temperature range.
The subthreshold slope for the Si control follows the calculated be-
havior in both normal and DT-mode, and the subthreshold perfor-
mance enhancement of the s-Si device due to DT-mode operation
is closely approximated by the theoretical value (26%).
Index Terms—Body-effect factor, dynamic threshold, low tem-
perature, SiGe, strained-Si (s-Si).
I. INTRODUCTION
S INCE 1994, dc measurements have shown the improvedperformance of strained-Si (s-Si) MOSFETs compared
to Si MOSFETs fabricated in the same technology [1]. The
enhancement of maximum transconductance at very small
gate voltage overdrive – V) has demonstrated
that all types of s-Si devices (s-Si surface channel as well as
buried channel) carry great promise for low-power operation.
In the same year, Assaderaghi et al. [2] proposed the dynamic
threshold (DT) voltage operation as a way to extend the
operation of Si MOSFETs to the ultralow-power regime. Since
then, research on both subjects has expanded drastically, and
DT-mode operation has been explored with and without the
use of silicon-on-insulator (SOI) technology. In 2001, Takagi
et al. proposed the use of DT-mode operation in p-channel
SiGe heterostructure MOSFETs (HDTMOS) with good results
[3]. Further published work on HDTMOS has mainly been
on p-channel devices, sometimes in conjunction with SOI
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Fig. 1. Schematic cross section of the processed device and layer structure. In
DT-mode operation the body is tied externally to the gate.
technology. Few publications can be found on DT-mode
operation of n-channel s-Si MOSFETs [4]. This is mainly
due to the nonideal virtual substrate (VS), a thick SiGe layer
with graded Ge concentration in which relaxation of the lattice
occurs, which is needed for n-type s-Si channels. The insulation
between p-type VS and n-type active device layers is in general
of lesser quality than in pseudomorphic growth, leading to
generally larger substrate leakage currents in VS based devices.
As DT-mode operation requires shorting the bulk contact to the
gate and driving the bulk into forward bias, current injection
through the bulk into the device active layers is more an issue
in VS based devices. In order to control currents through the
bulk in DT-mode operation, the device can be operated at low
temperatures. Low-temperature operation of s-Si devices has
been shown to result in improved characteristics [5] due to
increased mobility and decreased leakage currents, and might
be of interest in space applications. This Letter reports on the
results of measurements of n-channel s-Si and Si MOSFETs in
DT-mode over a wide temperature range.
II. DEVICE STRUCTURE AND FABRICATION
Fig. 1 gives a schematic cross section of the devices under
investigation. The s-Si layer is defined on a SiGe relaxed layer
with 20% Ge content. The oxide thickness was determined by
capacitance-voltage measurements to be 6 nm. Devices were
fabricated using standard CMOS processing techniques but with
reduced temperatures. Details of the processing procedure can
be found in [6]. The Si control sample was processed under the
same conditions. The devices under study have a gate length
of 500 nm and a gate width of 50 m.
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III. EXPERIMENTS AND RESULTS
All measurements were done using an Agilent Semicon-
ductor Parameter Analyzer 4155 B. The operating temperature
was controlled with a CTI-Cryogenics closed cycle He
cryostat between and K and a temperature
accuracy of less than 1 K during the measurements. Devices
were operated at a low drain bias V).
In DT-mode operation, the threshold voltage is controlled
by the bulk bias voltage . In classical Si MOSFETs, the sen-
sitivity of to is expressed by the body-effect factor
according to [7]
– – (1)
where is the threshold voltage with V, and is
the value of the surface potential at the – interface at the
onset of strong inversion. The value of is commonly taken
to be equal to twice the Fermi potential , although a more
rigorous analysis yields that exceeds by several
[7].
By rewriting (1) as
(2)
we were able to extract by fitting the LHS of (2) as a linear
function of the threshold voltage shift – . Al-
though (1) is, in principle, only valid for classical Si MOSFETs
with uniformly doped substrates, we have found that (1) accu-
rately describes the observed effect of substrate bias in s-Si de-
vices as well. Hence, by varying from 0 to 1.5 V and
measuring the resulting we have used (1) to extract the
and parameters in both the Si control and the s-Si device.
Their dependence on temperature is shown in Fig. 2.
The threshold voltage was determined by extrapolating
the point of maximum slope on the current–voltage transfer
characteristics to the gate voltage axis [8]. We observe that the
threshold voltage increases with increasing reverse
bias on the bulk contact , consistent with the enhance-
ment mode character of the devices. The increased bias on the
bulk increases the depth of the depletion region beneath the gate,
uncovering a larger number of acceptor atoms and thus calling
for an increased gate voltage to compensate for the additional
charge.
The coefficient in Si MOSFETs is expressed by [7]
(3)
where is the dielectric constant of Si, is the density of ac-
ceptor atoms, and is the gate oxide capacitance per unit area.
We observe that , and we attribute this to the larger
dielectric constant of SiGe and to a larger density of charge cen-
tres in the SiGe VS and buffer layer.
The temperature dependence of the coefficient is found to
be very weak, varying by less than 8% between room tempera-
ture and K, for both the s-Si and the Si control device.
The magnitude of influence of the substrate bias on the threshold
voltage is better understood by considering
(4)
Fig. 2. Temperature variation of the body effect coefficients  and  for the
Si control device (squares) and the s-Si device (triangles).
whose temperature dependence is dominated by the thermal
shift of . is found to increase with decreasing temperature,
as expected since its temperature dependence should closely re-
semble that of the Fermi potential.
The dc performance of the devices under investigation was
evaluated by low-drain bias transconductance measure-
ments. The variation of the maximum transconductance, ,
of the Si and s-Si devices in normal and DT-mode over the
whole temperature range is given in Fig. 3. The s-Si device
exhibits a higher than the Si device at all temperatures
and in both modes of operation, due to the increased mobility
in the s-Si channel compared to the un-s-Si channel. is
increasing with decreasing temperature, due to a reduction in
scattering processes at lower temperatures [5]. DT-mode opera-
tion delivers increased compared to normal mode over the
whole temperature range for both Si and s-Si devices, due to a
better control of the carriers in the channel by the double gating
action. The increase in performance can be estimated by con-
sidering the approximate expression for the nonsaturation drain
current in strong inversion, and then calculating for normal
and DT-mode operation
–
–
(5)
Fig. 3 also shows the estimated value of for both the Si
control and the s-Si device, calculated using the second line of
(5) and the experimentally observed values of , , and of the
of normal mode operation (for ).
DT-mode operation is expected to generate improved sub-
threshold slope, . In normal operation, the subthreshold slope
is expressed by [7]
(6)
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Fig. 3. Maximum transconductance of the (squares) Si control MOSFET
and the (triangles) strained-Si MOSFET in (full symbols) normal and (open
symbols) DT-mode operation over the whole temperature range. The dashed
lines are theoretical calculations of the DT-mode maximum transconductance
based on (5) for the (short dashes) Si control and the (long dashes) s-Si device.
In DT-mode operation, it is given by
–
–
–
(7)
with
–
and obtained by replacing with in (1). The
second and third terms in brackets in (7) are small in comparison
with , so the dependence of on the gate voltage is weak
and a near-constant semilogarithmic slope in the subthreshold
region can still be expected. Moreover, by simplifying (7) to
(8)
we notice that an approximate estimation of the proportional
increase of compared to is (6).
Fig. 4 presents the comparison between the DT- and normal-
mode subthreshold performance of both the Si and s-Si
MOSFET over the whole temperature range. As expected, is
smaller in DT-mode for both the Si control and the s-Si device.
Equations (6) and (8) satisfactorily reproduce the measured
subthreshold slope of the Si control device in normal and
DT-mode operation, respectively (the approximation
is used in calculating ). The agreement of (6) and (8) with
measured s-Si data is less accurate, however the average value
of the improvement in due to DT-mode as predicted by
the – coefficient (26.4%) is very close to the average
observed value of such increase (25.6%). We suggest that the
discrepancy between (6)–(8) and the experimentally observed
s-Si behavior is due to the nonapplicability of classical Si
MOSFET equations to s-Si devices operated in weak inversion.
Fig. 4. Experimental value of the minimum sub-threshold slope Smin for the
(squares) Si control and the (triangles) strained-Si MOSFET in (full symbol)
normal and (open symbol) DT-mode operation over the whole temperature
range. The dashed lines are theoretical calculations for the Si control device
based on (long dashes) (6) and (short dashes) (8).
IV. CONCLUSION
We presented the temperature dependence of the coefficients
governing the body effect in both s-Si and Si MOSFETs. We
reported on the influence of operating temperature on the
normal and DT-mode maximum transconductance of both s-Si
and Si devices, and we showed that the temperature behavior
of the transconductance increase due to DT-mode can be
qualitatively predicted. The subthreshold behavior of s-Si
and Si devices was investigated as a function of temperature,
in both normal and DT-mode operation. Analytical models
for the subthreshold swing describe the measured values for
the Si device with satisfactory accuracy in both modes of
operation, and we were able to reproduce the average observed
subthreshold performance increase due to DT-mode operation
in the s-Si device.
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